Networks on Chip in System-on-Chip Design (Q168057)

From geokb
Revision as of 14:13, 24 May 2024 by Sky (talk | contribs) (‎Created a new Item: Added new OpenAlex topic claimed by USGS staff from API)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
This cluster of papers focuses on the design, architecture, and optimization of Networks on Chip (NoC) within System-on-Chip (SoC) designs
  • Networks on Chip
  • Interconnection Networks
  • System-on-Chip
  • NoC Architecture
  • Routing Algorithms
  • Performance Evaluation
  • Power Optimization
  • Wireless Interconnects
  • Fault Tolerance
  • Multi-core Processors
Language Label Description Also known as
English
Networks on Chip in System-on-Chip Design
This cluster of papers focuses on the design, architecture, and optimization of Networks on Chip (NoC) within System-on-Chip (SoC) designs
  • Networks on Chip
  • Interconnection Networks
  • System-on-Chip
  • NoC Architecture
  • Routing Algorithms
  • Performance Evaluation
  • Power Optimization
  • Wireless Interconnects
  • Fault Tolerance
  • Multi-core Processors

Statements