Networks on Chip in System-on-Chip Design (Q168057): Difference between revisions
From geokb
(Created a new Item: Added new OpenAlex topic claimed by USGS staff from API) |
(Changed label, description and/or aliases in en, and other parts: modified description with assistance from Llama 3.1) |
||
| description / en | description / en | ||
"Design and optimization of chip-to-chip communication networks within multi-core processors." | |||
Revision as of 14:08, 30 August 2024
"Design and optimization of chip-to-chip communication networks within multi-core processors."
- Networks on Chip
- Interconnection Networks
- System-on-Chip
- NoC Architecture
- Routing Algorithms
- Performance Evaluation
- Power Optimization
- Wireless Interconnects
- Fault Tolerance
- Multi-core Processors
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Networks on Chip in System-on-Chip Design |
"Design and optimization of chip-to-chip communication networks within multi-core processors." |
|
