Networks on Chip in System-on-Chip Design (Q168057): Difference between revisions

From geokb
(‎Created a new Item: Added new OpenAlex topic claimed by USGS staff from API)
 
(‎Changed label, description and/or aliases in en, and other parts: removed quotes from description)
 
(3 intermediate revisions by the same user not shown)
aliases / en / 0aliases / en / 0
Networks on Chip
aliases / en / 1aliases / en / 1
Interconnection Networks
aliases / en / 2aliases / en / 2
System-on-Chip
aliases / en / 3aliases / en / 3
NoC Architecture
aliases / en / 4aliases / en / 4
Routing Algorithms
aliases / en / 5aliases / en / 5
Performance Evaluation
aliases / en / 6aliases / en / 6
Power Optimization
aliases / en / 7aliases / en / 7
Wireless Interconnects
aliases / en / 8aliases / en / 8
Fault Tolerance
aliases / en / 9aliases / en / 9
Multi-core Processors
description / endescription / en
This cluster of papers focuses on the design, architecture, and optimization of Networks on Chip (NoC) within System-on-Chip (SoC) designs
Design and optimization of chip-to-chip communication networks within multi-core processors.
Property / same as
 
Property / same as: https://openalex.org/T10829 / rank
Normal rank
 
Property / OpenAlex ID
 
Property / OpenAlex ID: T10829 / rank
 
Normal rank

Latest revision as of 21:02, 21 September 2024

Design and optimization of chip-to-chip communication networks within multi-core processors.
Language Label Description Also known as
English
Networks on Chip in System-on-Chip Design
Design and optimization of chip-to-chip communication networks within multi-core processors.

    Statements

    OpenAlex ID
    T10829
    0 references
     
    Retrieved from "https://geokb.wikibase.cloud/w/index.php?title=Item:Q168057&oldid=1417651"