Networks on Chip in System-on-Chip Design (Q168057): Difference between revisions

From geokb
(‎Changed label, description and/or aliases in en, and other parts: modified description with assistance from Llama 3.1)
(‎Changed label, description and/or aliases in en, and other parts: removed aliases from OpenAlex keywords)
 
(One intermediate revision by the same user not shown)
aliases / en / 0aliases / en / 0
Networks on Chip
aliases / en / 1aliases / en / 1
Interconnection Networks
aliases / en / 2aliases / en / 2
System-on-Chip
aliases / en / 3aliases / en / 3
NoC Architecture
aliases / en / 4aliases / en / 4
Routing Algorithms
aliases / en / 5aliases / en / 5
Performance Evaluation
aliases / en / 6aliases / en / 6
Power Optimization
aliases / en / 7aliases / en / 7
Wireless Interconnects
aliases / en / 8aliases / en / 8
Fault Tolerance
aliases / en / 9aliases / en / 9
Multi-core Processors
Property / same as
 
Property / same as: https://openalex.org/T10829 / rank
Normal rank
 
Property / OpenAlex ID
 
Property / OpenAlex ID: T10829 / rank
 
Normal rank

Latest revision as of 21:09, 12 September 2024

"Design and optimization of chip-to-chip communication networks within multi-core processors."
Language Label Description Also known as
English
Networks on Chip in System-on-Chip Design
"Design and optimization of chip-to-chip communication networks within multi-core processors."

    Statements