Electrostatic Discharge Protection in Integrated Circuits (Q168346): Difference between revisions

From geokb
(‎Created a new Item: Added new OpenAlex topic claimed by USGS staff from API)
 
(‎Changed label, description and/or aliases in en, and other parts: modified description with assistance from Llama 3.1)
description / endescription / en
This cluster of papers focuses on the design, analysis, and modeling of electrostatic discharge (ESD) protection in integrated circuits, particularly in CMOS technology
Protecting integrated circuits from electrical shocks and surges.

Revision as of 14:20, 30 August 2024

Protecting integrated circuits from electrical shocks and surges.
  • ESD Protection
  • CMOS Technology
  • SCR Devices
  • LDMOS Design
  • RF ESD
  • TLP Calibration
  • High-Voltage ESD
  • Latchup Immunity
  • On-Chip Protection
  • System-Level ESD Test
Language Label Description Also known as
English
Electrostatic Discharge Protection in Integrated Circuits
Protecting integrated circuits from electrical shocks and surges.
  • ESD Protection
  • CMOS Technology
  • SCR Devices
  • LDMOS Design
  • RF ESD
  • TLP Calibration
  • High-Voltage ESD
  • Latchup Immunity
  • On-Chip Protection
  • System-Level ESD Test

Statements

 
Retrieved from "https://geokb.wikibase.cloud/w/index.php?title=Item:Q168346&oldid=1126249"